cva6 icon indicating copy to clipboard operation
cva6 copied to clipboard

The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

Results 448 cva6 issues
Sort by recently updated
recently updated
newest added

When executing a simple test offloading a cvxif instruction (example: with core-v-verif, use the following command to execute cvxif_multi.S test; `python3 cva6.py --testlist=../tests/testlist_cvxif.yaml --test cvxif_multi --iss_yaml cva6.yaml --target cv64a6_imafdc_sv39 --iss=vcs-uvm`),...

Hi, We found that cva6 allows LOAD instructions to load value from an address that is outside the DRAM space. According to RISC-V Unprivileged ISA V20190608, page 7, "if an...

Component:RTL
Type:Bug
Status:In Progress
notCV32A65X

The readme instructs to ``` $ cd core/example_tb $ make veri_run ``` to run the core example testbench but there is no makefile in core/example_tb.

### Is there an existing CVA6-SDK task for this? - [X] I have searched the existing task issues ### Task Description Build code to move Performance counter size to 64...

Component:RTL
task

### Is there an existing CVA6-SDK task for this? - [X] I have searched the existing task issues ### Task Description Raise the Eclipse contribution questionnaire. Guidance from @DBees might...

Component:Doc
task

Location: cva6/src/cache_subsystem (https://github.com/openhwgroup/cva6/tree/master/src/cache_subsystem). Details: According to the RISC-V specification, when the instruction memory is modified, the software should handle the cache coherency using FENCE.I instruction. If the input program modifies...

Type:Bug

### Is there an existing CVA6-SDK task for this? - [X] I have searched the existing task issues ### Task Description NA ### Description of Done NA

task

When I was performing the "Booting from an SD card" operation, I put the downloaded bbl.bin file into the SD card, and the output content when using FPGA for simulation...

error while running following code from README.md: $ cd core/example_tb $ make veri_run

I'm getting the following error while doing make verilate on a fresh checkout of the repo: ``` ../corev_apu/tb/ariane_tb.cpp: In function ‘int main(int, char**)’: ../corev_apu/tb/ariane_tb.cpp:323:49: error: ‘class Variane_testharness’ has no member...