cva6
cva6 copied to clipboard
The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux
### Is there an existing CVA6 bug for this? - [X] I have searched the existing bug issues ### Bug Description **Summary** Delay in enforcing PMP rules in CVA6 cores....
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description RTL Linting is used to verify adherence to specified...
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description Develop an UVM component or assertion module to verify...
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description Generate PMP tests for embedded config ### Required Changes...
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description AXI spec, dvplan and verification ### Required Changes Develop...
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description CVA6 AXI supports many features, removing unused features would...
### Is there an existing CVA6 task for this? - [x] I have searched the existing task issues ### Task Description Write PMP DV plan for embedded configuration ### Required...
The [verif goals](https://github.com/openhwgroup/core-v-verif/blob/ddcc187fdf34901dd22967a5656a910ddc850258/cva6/docs/VerifPlans/FENCEI/VP_IP001.yml#L25) for this feature does not guarantee that the fencei instruction has worked. If the instruction following the fencei has not yet been pre-fetched then the newy stored...