VexRiscv icon indicating copy to clipboard operation
VexRiscv copied to clipboard

A FPGA friendly 32 bit RISC-V CPU implementation

Results 112 VexRiscv issues
Sort by recently updated
recently updated
newest added

Hello, I would like to initialize the pipeline registers in the code shown below. I used the method below, but when I use FPU, I get this error. the origin...

`null` can be a valid `MemoryTranslator` configuration parameter, for example in the case of the `PmpPlugin`. Furthermore, the `IBusCachedPlugin` and `DBusCachedPlugin` do not generally rely on its `memoryTranslatorPortConfig` to be...

Hi, I have a module written in VHDL which has an Axi4 interface and I would like to interface it with the Axi4 class of the SpinalHDL so I can...

Hi there! I've detected a bug in VexRiscv. ## Brief bug description Some sign injection instructions, such as `fsgnj.d` or `fsgnjx.d`, behave incorrectly when encountering NaNs. ## Example instance ###...

Hi, I am trying to use Eclipse to run and debug the software following the steps in the repository but I get the error below. I installed the XPacks and...

It is relatively common in embedded operations that only a relatively small subset of the memory space is cacheable, or even executable. In my experimentation (using a Cyclone IV E),...

hi, upfront, I hope this isn't too off-topic for this project. Let me know and in case direct me to the correct place, e.g. the LiteX repo... thanx. Summary: Zephyr...

Hello! @Dolu1990, I know you previously answered a similar question on issue #22. I running into the same error on the DE1-SOC which uses a Cyclone V chip. My confusion...

Hi, I am trying to run Linux in simulation. I followed the instructions in the linux.gen file but I get the following output. INUX_SOC=yes EMULATOR=../../../main/c/emulator/build/emulator.bin VMLINUX=$BUILDROOT/output/images/Image DTB=$BUILDROOT/board/spinal/vexriscv_sim/rv32.dtb RAMDISK=$BUILDROOT/output/images/rootfs.cpio WITH_USER_IO=yes TRACE=no...

Hi there, Watching this presentation it seems like this Intel Pathfinder for RISC-V tool supports vexriscv32 (at 12:04): 'Intel Pathfinder for RISC-V & OpenHW CORE-V CVA6 Open-Source Core' [https://youtu.be/0SFROVGELCs?t=724](url) I...