vscode-verilog-hdl-support
vscode-verilog-hdl-support copied to clipboard
HDL support for VS Code
[](https://renovatebot.com) This PR contains the following updates: | Package | Change | Age | Adoption | Passing | Confidence | |---|---|---|---|---|---| | [eslint](https://eslint.org) ([source](https://togithub.com/eslint/eslint)) | [`8.20.0` -> `8.21.0`](https://renovatebot.com/diffs/npm/eslint/8.20.0/8.21.0) |...
This issue lists Renovate updates and detected dependencies. Read the [Dependency Dashboard](https://docs.renovatebot.com/key-concepts/dashboard/) docs to learn more.[View this repository on the Mend.io Web Portal](https://developer.mend.io/github/mshr-h/vscode-verilog-hdl-support). ## Config Migration Needed - [ ]...
**Describe the bug** Every time I start VSCode or open a project, I get the warning about no .svlint.toml. **Environment (please complete the following information):** - OS: MacOS 11.6.7 -...
Hi, for example since we have not defined master ,it should make it gray or disabled color for this code inside the `ifdef Master `endif part. But for now adding...
**Describe the bug** Launching any extension with this as a dependency will clutter the debug console **Environment (please complete the following information):** - OS: Linux - VS Code version 1.67.2...
**Describe the bug** How can we use 'go to definition' and autocomplete the variable(especially macros) when include something like "defines.v". It's really needed. Or maybe we can add some codes...
**Describe the bug** A clear and concise description of what the bug is. When instanciating a SystemVerilog module which has a custom typedef in its port list, the module will...
Hi, All my module instantiation in my old code got error: "Unknown module type" after the update. Simulation and synthesis by vcs and vivado still work.
**Describe the bug** Variables cannot be completed automatically **Environment:** - VS Code version: 1.63.2 (user setup) - Extension version v1.5.3 - OS: Windows_NT x64 10.0.22000 **Screenshot at failure**  **But...
Same issue as #86 and #51. Getting error `Unknown module type iverilog(iverilog)` when instantiating modules defined in other files in project folder. In `Verilog › Linting › Iverilog: Arguments` I...