sv-tests

sv-tests copied to clipboard

RedPitaya is a data gathering device using an FPGA. The code is open source and is built with ~30kloc SystemVerilog. So this could make a good example of a real-world...

hzeller

Auto-generate a "Language Support" page like slang's for each tool

1

slang has an excellent ["Language Support" page @ https://sv-lang.com/language-support.html](https://sv-lang.com/language-support.html). It would be awesome if we generated a similar looking page for each of the tools in sv-tests.

mithro

@MikePopoloski has created an awesome ["Language Support" page for slang @ https://sv-lang.com/language-support.html](https://sv-lang.com/language-support.html). It would be good it someone could go through that page and check how it compares to the...

mithro

Import XilinxUnisimLibrary as a test suite?

5

Does it make sense to import the https://github.com/SymbiFlow/XilinxUnisimLibrary library as a third_party test suite?

mithro

[s80x86](https://github.com/jamieiles/80x86) is a 80186 compatible CPU written in SystemVerilog. At some point this can be added as a test case.

piotr-binkowski

http://fpga.ashishbanerjee.com/opensparc https://github.com/freecores/sparc64soc http://dangerousprototypes.com/blog/2011/01/23/opensparc-on-fpga/

mithro

Parse the error message

6

It would be good to parse the error message and check that it is what is expected.

mithro

Suggested runner usability enhancements

1

Some suggestions to make debugging tests easier using the runner: - [ ] When creating logs/.. add a symlink to the .v input files, so a .log is adjacent to...

wsnyder

Add a @(posedge 1'd0) test case

4

This case looks like syntactically correct Verilog. ```verilog module foo (); always @(posedge 1'd0) begin end endmodule ``` If yes, what would it model? a `never` construct? unreachable state?

drom

the file external/basejump_stl/bsg_misc/bsg_counter_up_down.variable.v does not exit instead external/basejump_stl/bsg_misc/bsg_counter_up_down_variable.v exists. Yet somehow the command line given to surelog contains the typo ("." instead of "_").

alainmarcel