chisel

chisel copied to clipboard

This is an automatic backport of pull request #2891 done by [Mergify](https://mergify.com). Cherry-pick of 3382cab2a3b595fccd747092d98b71b54093bea7 has failed: ``` On branch mergify/bp/3.5.x/pr-2891 Your branch is up to date with 'origin/3.5.x'. You...

mergify[bot]

Boring from parent module with probe doesn't get a necessary :#= assignment

2

**Type of issue**: Bug Report **Please provide the steps to reproduce the problem:** See the test in #3556. Even if fixing the issue reported there, the test will not pass,...

mwachs5

Currently, aggregates that are invalidated are emitted as invalidation of leaves. This can result in some very long invalidations when a single invalidation would do. Consider: ```scala //> using scala...

seldridge

Add FileCheck for unit testing

2

Draft to see if the process works end-to-end ### Contributor Checklist - [ ] Did you add Scaladoc to every public function/method? - [x] Did you add at least one...

jackkoenig

BoringUtils.bore does not work properly in `when` scope

8

**Type of issue**: Bug Report **Please provide the steps to reproduce the problem:** ``` scala class Top extends Module {   val io = IO(Input(Bool()))   val inner = Module(new Inner)   when(io)...

Tang-Haojin

**Type of issue**: Bug Report **Please provide the steps to reproduce the problem:** ``` scala class Storage extends Bundle { val s1 = UInt(2.W) val s2 = Bool() } class...

Tang-Haojin

Escape sequence "%m" support for hierarchical name

1

**Type of issue**: Feature Request **Is your feature request related to a problem? Please describe.** **Describe the solution you'd like** Shall we support "%m" in `printf` (or more generally, `Printable`)...

Tang-Haojin

RawModule and Module aren't abstract

4

Change RawModule and Module to be "classes" and not "abstract classes". Neither has abstract members.

seldridge

**Type of issue**: Feature Request **Is your feature request related to a problem? Please describe.** Currently [`make replay`](https://github.com/chipsalliance/chisel/tree/main/svsim#advanced-usage) supports changing arbitrary command-line flags before replaying a test. As such, it...

GeorgeLyon

Properties in an `ExtModule` are not emitted to CHIRRTL. Consider the following: ```scala //> using scala "2.13.11" //> using lib "org.chipsalliance::chisel::6.0.0-M3" //> using plugin "org.chipsalliance:::chisel-plugin::6.0.0-M3" //> using options "-unchecked", "-deprecation",...

seldridge