TCal

Results 198 comments of TCal

Hi @noorassan ! Sorry for my delay helping out. I just found a very useful site for viewing the raw data files: https://rawpixels.net/. The parameters for the .dat files in...

Hi @akioolin , these are all good questions, and ones I'd been thinking about (along with other people). I have not attempted using a CFU in any situation other than...

Thanks @davidlattimore , I will try to reproduce it, and then try it with the latest VexRiscv in case it's a bug that's been fixed recently.

@davidlattimore -- CFU instructions 0 and 1 meaning the first and second executed, or with functions 0x0 and 0x1? I guess we're missing the response timing from the CFU side...

@dolu1990, would you have time to take a look? ^^^^^ It looks like a spurious cmd sent to the CFU.

Thanks @Dolu1990 ! I can help @davidlattimore test it at our end, or perhaps I can reproduce it myself.

Thanks @Dolu1990! I won't be able to generate new VexRiscv verilogs for @davidlattimore to test until later this week.

Yes, we generate VexRiscv Verilog in our own repo (but then check in the verilog) since we keep tuning the configuration. Part of a summer project will be to dynamically...

@Dolu1990 -- > @tcal-x > I forgot that change : > https://github.com/SpinalHDL/VexRiscv/commit/c242744d02b052a7883aa618fe6ce9dca5f7fa68 > So with it, the CfuPlugin can be safely used with statefull CFU, in what ever config VexRiscv...

Hi @danc86 , I did add a cache miss stall counter about a year ago (I can't remember if it was Icache or Dcache), although I'm worried I won't be...