axi
axi copied to clipboard
pulp-platform
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication
Hi, According to the description from axi-0.39.1/doc/axi_axbar.md as showing below, the pipelines between demux and mux would still cause deadlock in an axi_xbar. But in your paper, it says this...
I am trying to display the waveform of a sysytem verilog Queue for tb_axi_serializer and got this error : **# (vsim-4027) Logging is not supported for Queue item**: /tb_axi_serializer/ar_chan I...
Add a module that converts wrapping bursts into up to two incremental bursts. The first incremental burst covers the region from the start address to the wrap boundary. The second...
If anyone has used the axi_iw_convertor file can you help me by telling the procedure to connect NIC/NOC with archipelago of a processor in the top file of an subsystem.
Hello, I am trying to use the axi_converter to downsize from a data width of 128 to 64 bits and then connected to an axi_to_reg so I can interface with...
Runny occamy simulations in xsim sometimes triggers 0 time simulation loops. One loop seems to be related to use of atop_filter and the massaging of ready/valid signals to downstream axi...
Metadata
Owner
Metadata
AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication