zynq-7000 topic
List
zynq-7000 repositories
Zynq_HLS_DDR_Dataflow_kernel_2mm
16
Stars
5
Forks
Watchers
This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print...
ZYNQ_Ruler
17
Stars
3
Forks
Watchers
Yet Another XC7Z010 Board
libresdr
65
Stars
7
Forks
Watchers
Firmware with overclock support for LibreSDR (PlutoSDR clone with Zynq 7020), 27.5 MSPS sample rate over Gigabit Ethernet with libiio/PlutoSDR API
sdr-psk-fpga
17
Stars
7
Forks
Watchers
Dual-Mode PSK Transceiver on SDR With FPGA