Zynq_HLS_DDR_Dataflow_kernel_2mm icon indicating copy to clipboard operation
Zynq_HLS_DDR_Dataflow_kernel_2mm copied to clipboard

Published 20 hours ago • verified publisher icon zslwyuan
→

Metadata

This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print...

← Metadata

16
Stars
5
Forks
Watchers

Owner

verified publisher icon zslwyuan

Metadata

This is a project integrating HLS IP and CortexA9 on Zynq. This CPU-FPGA project, for a Matrix Multiplication Dataflow, is implemented with dataflow and DDR3 access with HLS. The Cortex A9 will print...

Back