circt
circt copied to clipboard
llvm
Circuit IR Compilers and Tools
I haven't thought through what should happen here, yet. Consider the following FIRRTL which contains layerblocks under an instance choice: ``` firrtl FIRRTL version 4.2.0 circuit Top : option Target...
Except the signedness mentioned in https://github.com/llvm/circt/issues/4152, seems the bit cast also doesn't work. I tried both Version 1.48.0 and 1.44.0. Here we use the example in https://github.com/llvm/circt/pull/2825: ```firrtl circuit Foo:...
See #8212 >The arcilator-runtime.h and python script are not installed and thus not included in pre-built releases. I'm not entirely sure about the correct location for arcilator-runtime.h, but it seems...
- Load the dialect - Ops - Passes
The [chipsalliance tests for delay control](https://chipsalliance.github.io/sv-tests-results/?v=circt_verilog+9.4.1+always) currently fail. For instance: ```systemverilog module always_tb (); logic a = 0; always #5 a = ~a; endmodule ``` It should be possible to...
Hi! Now I try to add types and operators in sim to get the lowered operators in moore, and then lower them to llvm dialect, so that the corresponding dynamic...
We have long deprecated and removed these from FIRRTL, so unless you emit OM dialect directly from a different frontend, there is no way to make use of these. And...
Unsized array type in systemverilog like `OpenArrayType`, `QueueType` can't be lower to Arc Dialect, because Arc only has sized array type. Common programming language like `Cpp` can directly call `mmap`...
https://chipsalliance.github.io/sv-tests-results/tests/chapter-11/11.10.1--string_compare.sv.html add support like display(a) and $display(":assert:('%s' == 'testtesttesttest')", str); string is available to be used in display function