[ImportVerilog]add support for String literal operations

[ChenXo0]

trafficstars

https://chipsalliance.github.io/sv-tests-results/tests/chapter-11/11.10.1--string_compare.sv.html add support like display(a) and $display(":assert:('%s' == 'testtesttesttest')", str); string is available to be used in display function