avsdpll_1v8
avsdpll_1v8 copied to clipboard
Published
20 hours ago •
lakshmi-sathi
lakshmi-sathi
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperat...
Results
1
avsdpll_1v8 issues
Sort by
recently updated
recently updated
newest added
Hi, could you please provide any other resources other than that of efabless caravel user project documentation for chip design using caravel that led to the succesful deployment of your...
Metadata
106
Stars
42
Forks
Watchers
Owner
Metadata
8x PLL Clock Multiplier IP with an input frequency range of 5Mhz to 12.5Mhz and output frequency range of 40Mhz to 100Mhz, giving a 8x multiplied clock at ~50% duty cycle on tt corner at room temperat...