va7ta

Frequency Set Failure with Sequential Setting of Clk0 and Clk1

3

Frequency set failures occur when I try to change both Clk0 and Clk1 in a single command. It only appears to happen when initially Clk0 is set < 100 MHz...

APRS Receive Compatibility with other ADC Based Functions

6

Greetings, I wish to emphasize that I am pleased with LibAPRS. However I ran across a compatibility issue with other ADC based functions. The APRS receive would fail following the...

These are proposed file changes.

Unable to Open Schematic Files with DIYLC version 4.7.0

1

Seems the schematic files cannot be opened with _**DIY Layout Creator**_ version 4.7.0 running under Windows 10 Pro which has been proven to work with some version 4 example files....

CLK1 & CLK2 Frequency Setting Interaction Errors when Sharing PLLB

2

The frequency setting of either CLK1 or CLK2 outputs significantly impacts the frequency of CLK2 or CLK1 respectively by 100 KHz or more when operating at HF frequencies. The CLK...