openFPGALoader icon indicating copy to clipboard operation
openFPGALoader copied to clipboard

Universal utility for programming FPGA

Results 107 openFPGALoader issues
Sort by recently updated
recently updated
newest added

Problem: ``` $ openFPGALoader -b arty_a7_35t /home/foo/git/external/f4pga-examples/xc7/counter_test/build/arty_35/top.bit unable to open ftdi device: -4 (usb_open() failed) JTAG init failed with: unable to open ftdi device ``` More info: ``` $ uname...

bug

Hello, I don't see the Xilinx XC9536XL as one of the supported devices today - so I'm guess the first answer is, "no, not supported". The follow-up question is, will...

Hi I have with success programed my tang nano with your tool, both: openFPGALoader -m -b tangnano impl/pnr/*.fs and openFPGALoader -m -b littleBee impl/pnr/*.fs Give a successful (volatile) flash However...

It is a nice generic cable that can be used for multiple boards based on STM32. How hard would be to add support to it? Refs: - https://www.segger.com/products/debug-probes/j-link/ - https://www.aliexpress.com/item/1005002266152514.html?spm=a2g0o.cart.0.0.5d473c004xfzgu&mp=1

enhancement

Hello, today I observed a possible hang that might occur when the FT2232H is left in a certain state by another software. The problem can be reproduce with the following:...

enhancement

While undocumented by Altera/Intel, the pre-10 series bitstream compression/decompression has been RE'ed. It would improve user experience if a compressed RBF was decompressed before sending over the JTAG interface, instead...

enhancement

Could this project add Xilinx Virtual Cable Support? JTAG and programming are very solid in this project, found some other XVC project, like https://github.com/kholia/xvcpi and https://github.com/BerkeleyLab/XVC-FTDI-JTAG are both great project....

enhancement

Is there any possibility to use OpenFPGA Loader on Cyclone V 5CSXFC6C6U23C7? Will support be added for that chip? Thank you, best wishes!

Hi, I struggled with this strange issue for a couple of days and finally found out that, for some weird reason, configuration failed (DONE pin on the FPGA not coming...