profound1987

what if RISC-V CPU has no member mtime_addr in aclint_mtimer_data

1

For T-Head RSICV CPU C910, it read mtimer value via csr like following: `__ASM volatile("csrr %0, 0xc01" : "=r"(result));` Actually, It has no memory map for mtimer counter value ....