Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS icon indicating copy to clipboard operation
Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS copied to clipboard

Published 20 hours ago • verified publisher icon muhammadaldacher
→

Metadata

This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.

Results 0 Analog-design-of-10-GbaseKR-high-speed-serial-link-transceiver-in-65-nm-CMOS issues
Sort by recently updated
recently updated
newest added

← Metadata

17
Stars
7
Forks
Watchers

Owner

verified publisher icon muhammadaldacher

Metadata

This project presents a 10Gb/s transceiver design using 65nm CMOS process, based on a 10GBASE-KR standard.

Back