Mathias Schmalisch

Results 2 comments of Mathias Schmalisch

Hi @GlenNicholls, for VHDL I created a pull request already, see #197 . Verilog is already supported, which should make it pretty easy to extended it for SystemVerilog as well.

Hi @nkraemer, I created already a pull request for SystemVerilog, see #199