marqs85

Dual-clock FIFO used in the project (generic_fifo_dc_gray.v) is dynamically reset by a common signal of which deassertion is synchronized to both read and write clock domains. In some cases (depending...