Matt Liberty comments

Results 1717 comments of


                                            Matt Liberty

Speed up opening of large designs grt::have_routes and sta::Sta::findPathEnds()

There are two different problems rolled into this one issue. @eder-matheus to look at have_routes.

Speed up opening of large designs grt::have_routes and sta::Sta::findPathEnds()

Is there something here that still requires action. I'm not sure what to make of all these stacks.

Feature request: `-connect_to_pads` option for `add_pdn_stripe`

@gadfort please comment

Speed up opening of large designs grt::have_routes and sta::Sta::findPathEnds()

The only one that stands out is from earlier: grt::GlobalRouter::computeObstructionsAdjustments() (@grt::GlobalRouter::computeObstructionsAdjustments():47) grt::GlobalRouter::applyAdjustments(int, int) (@grt::GlobalRouter::applyAdjustments(int, int):28) grt::GlobalRouter::initGridAndNets() (@grt::GlobalRouter::initGridAndNets():129) grt::GlobalRouter::loadGuidesFromDB() (.part.0) (@grt::GlobalRouter::loadGuidesFromDB() (.part.0):16) grt::GlobalRouter::haveRoutes() (@grt::GlobalRouter::haveRoutes():26) where we could skip some of this...

Feature request: `-connect_to_pads` option for `add_pdn_stripe`

does someone want to provide a test case?

Improve user-experience of macro placement

@gadfort I think there is a general question about heatmap readiness. Placement density before placement is equally illogical. Do you have thoughts on a best path to a general mechanism?

Improve user-experience of macro placement

That sounds reasonable. We would need some way to indicate a change of state (ie you just placed the design so now placement density is possible).

rmp: add Bazel BUILD

@QuantamHD offered to fix this module a while ago and it has been pending since. I could take it back if he doesn't have time.

rmp: add Bazel BUILD

Replaced by #8074 (merge was too painful)

Right click in timing report, go to verilog line

With https://github.com/parallaxsw/OpenSTA/pull/11 we could get source annotations back to RTL from yosys but that would be limited to things that are annotated (usually registers not every gate). Is that preferable...