leeguang517
Results
1
comments of
leeguang517
I think you can refer to the “xilinx_zc706” implementation and use a PLL to generate a 200 MHz cd_eth clock.