Kazutomo Yoshii

It would be really convenient to have a code that generates Verilog, as this is always a confusing aspect of Chisel and people need it.

I've just made pull request #24 for a workaround for this problem.