jera001

Results 1 issues of jera001

Unfortunately some synthesis tools other than Xilinx vivado does not know how to interpret mixed blocking and non blocking assignments in a clocked process. The design simulates fine but it...