llvm
llvm copied to clipboard
Intel staging area for llvm.org contribution. Home for Intel LLVM-based projects.
This patch has the following changes: * `--param enable_new_offload_model` is added to SYCL E2E LIT test configuration * NewOffloadModel mode run is added to sycl-linux-precommit * NewOffloadModel mode run is...
### Describe the bug https://github.com/intel/llvm/actions/runs/20068736017/job/57570682041 ``` Failed Tests (2): SYCL :: Basic/large-range.cpp SYCL :: Regression/barrier_with_work.cpp ``` ``` FAIL: SYCL :: Regression/barrier_with_work.cpp (455 of 2424) ******************** TEST 'SYCL :: Regression/barrier_with_work.cpp' FAILED...
L0v2 avoids internally tracking each kernel submission through an event for lifetime management. Instead, when a kernel is submitted to the queue, its handle is added to a vector, to...
With the introduction of DeviceKernelInfo, implicit local argument information is now duplicated in program manager. This patch removes the duplicate map and makes it so that device kernel info map...
Fetch a revision of emhash which works on Windows on Arm.
### Describe the bug Tests using the Leak Checker to verify event leaks are failing on WIndows because of an old Windows ze_loader/ze_validation library. L0 loader in ver. 2.25.2 or...
### Describe the bug ``` FAIL: SYCL :: DeviceLib/imf/bfloat16_integeral_convesions.cpp (422 of 2424) ******************** TEST 'SYCL :: DeviceLib/imf/bfloat16_integeral_convesions.cpp' FAILED ******************** Exit Code: -6 Command Output (stdout): -- # RUN: at line...
See https://github.com/intel/yarpgen Enabling on weekly basis.