gate-level topic

List gate-level repositories

A 32-point pipelined Fast Fourier transform processor, using single path delay architecture, and based on radix2-DIF(decimation-in-frequency) algorithm. The average SNR = 58.76.

RISC-V-CPU

107
Stars
22
Forks
Watchers

A RISC-V 5-stage pipelined CPU that supports vector instructions. Tape-out with U18 technology.