OpenRAM icon indicating copy to clipboard operation
OpenRAM copied to clipboard

An open-source static random access memory (SRAM) compiler.

Results 64 OpenRAM issues
Sort by recently updated
recently updated
newest added

Hi everyone. I have a problem when I am running unit test `21_ngspice_delay_test`. The tech `scn4m_subm` can pass the test but `freepdk45` cannot. According to the `sram.log` file, the error...

Reverts VLSIDA/OpenRAM#150

Thanks for this project! I was trying to build SRAMs using sky130 using the following configuration: ``` #Truncated word_size = 8 num_words = 4096 write_size = 8 num_rw_ports = 0...

Hi, I was using OpenRAM for the first time, trying to generate an SRAM of 256kb size with FreePDK45 technology. It's already been running for 40 hours and still has...

Thanks for building and maintaining this amazing tool! I just start to learning about the open source ASIC toolchain and ASIC in general. Seems like in the starter guide, we...

Hello, I want to use sram_2kbyte_1rw_1r_32_512_8 for an MPW design. I cannot find the SS and FF .lib files for this macro in https://github.com/efabless/sky130_sram_macros I am unable to generate this...

Hi, Hope you all are doing well. When running example configs, such as [example_config_1rw_1r_scn4m_subm.py](https://github.com/VLSIDA/OpenRAM/blob/stable/compiler/example_configs/example_config_1rw_1r_scn4m_subm.py) in the folder [example_configs](https://github.com/VLSIDA/OpenRAM/tree/stable/compiler/example_configs), "LVS mismatch" always occurs. Does this matter? I am using [Magic](http://opencircuitdesign.com/magic/) 8.3.254,...

Add missing comma and remove whitespaces before and after the first and last element in array. Signed-off-by: Daniel Schultz

List of changes: hierarchy_layout.py: - Support for the minimal areas. Only activated to "tsmc18" strings in the tech_name. pgate.py: - Whenever a port is created in any gate, it does...

.lib file generated in example SRAM_32x128_1rw lc_shell> read_lib SRAM_32x128_1rw_TT_1p0V_25C.lib Information: Running common shell Library Compiler. (LCSH-1) Reading '../SRAM_32x128_1rw/SRAM_32x128_1rw_TT_1p0V_25C.lib' ... Error: Line 96, Cell 'SRAM_32x128_1rw', The 'leakage_power' group requires the 'when'...