PoC
PoC copied to clipboard
VLSI-EDA
IP Core Library - Published and maintained by the Chair for VLSI Design, Diagnostics and Architecture, Faculty of Computer Science, Technische Universität Dresden, Germany
The parser for *.files and *.rules files does not report syntax errors. Add a proper error reporting.
Create a `my_project.vhdl` file in `tb/common/` after successful configuration.
As [pull request #24](https://github.com/VLSI-EDA/PoC/pull/24) shows, PoC has a list of required or recommended project settings for each supported vendor tool chain. These should be documented on RTFD. * Xilinx ISE:...
The Sphinx documentation flow was extended by several sphinx and third party extensions. These extensions should be documented along with their modifications. A comprehensive syntax guide should be assembled, to...
The [Quick Start Guide](http://poc-library.readthedocs.io/en/release/QuickStart.html) lists Python 3 as a dependency, but it misses a list of Package dependencies, which could be installed from PyPI. **Work Items:** - [ ] Check...
I'm not able to compile the file "sim_waveform.vhdl" using Vivado (Version 2015.2). I get the following errors: ``` ERROR: [VRFC 10-925] indexed name is not a time [/home/albert/git/dnk7/src/hw/PoC/sim/sim_waveform.vhdl:502] ERROR: [VRFC...
PoC's simulation commands should get a `--reproducer` flag to assemble all needed simulation files in a bugreport directory ready for packaging as a bug report. This might be needed to...
The IP core [io_FanControl](https://github.com/VLSI-EDA/PoC/blob/master/src/io/io_FanControl.vhdl) currently wraps a device-specific system monitor. This monitor in turn instantiates a device specific XADC which monitors the device temperature. But, the device temperature is also...
The current auto generated help page and sub-help pages are not good. The `argparse` help page generators should be replaced to: - Create the list of commands in deterministic order...
Import PoC IP cores into vendor tools. - Altera Quartus incl. SDC files - Xilinx ISE incl. UCF files - Xilinx Vivado incl. XDC files