Zhang Jianning

A failure when running Verilog simulate testbench

3

Hello, I am running Verilog simulate testbench according to Chapter 17 of the book, but a fault occurred that ```sh $make run_test ... cd rv32ui-p-add; echo "Test Result Summary: PASS"...