Zhang Jianning

Results 1 comments of Zhang Jianning

A failure when running Verilog simulate testbench

> I have the same problem in Ubuntu 18.10. brabect1's pull request use verilator to simulate testbench and it works well. Hope it helps.