Jaswanth Pappula

Results 2 comments of Jaswanth Pappula

Clock Network Delay is 0.0 in timing reports after CTS

> Most likely you need `set_propagated_clock [all_clocks]` set_propagated_clock [get_clocks {Clk}] is generated in the cts.sdc file inside results section of the design but nor replicated in the min, max or...

Clock Network Delay is 0.0 in timing reports after CTS

> Should be fixed by now. Yes, the problem is fixed. Thanks for the reply