ttDuong282

I've been in trouble with displaying HDL code coverage (My design is Verilog code and my simulator is Iverilog), and I find this Issue. Is there anybody can find the...