myhdl topic

FPGA implementation of deflate (de)compress RFC 1950/1951

tomtor

Generator for CRC HDL code (VHDL, Verilog, MyHDL)

mbuesch

CS3339 Computer Architecture class project - 5 stage MIPS-like processor with forwarding, hazard control, no exception handling.

txstate-pcarch-blue