Sonya
Sonya
To follow up with this: Adding Q0 register support is a subtask within the larger task of supporting vector, SIMD, and FP instructions in ARMv7 and Thumb2 (for both remill...
So we need to support a few more registers for that than Q0. (I can comprise a complete list a bit later).