Shahzaib Kashif

Results 13 issues of Shahzaib Kashif

Can this entire SoC be simulated in Vivado?

![Capture26](https://user-images.githubusercontent.com/33006035/89686813-7a266300-d918-11ea-8c8e-783b5b71fddb.PNG) Above ss contains the code for what I'm trying to do, I want to fit QCodeEditor in place of an QTextEdit, which is placed under self.centralwidget, but everytime I...

To Create a Docker Image and Container for Verification. Image should have: - RISC-V Sail ISS - Spike - RV GCC - RISCOF

verification

To Review any Open Source RVV Core for further researching and figuring things out.

rtl
Vector Implementation

To Shift all the RVV Arithmetic Instructions that are successfully done in Vaquita, into NucleusRV. Goals: - All previously done instructions in Vaquita working on NRV. - V should be...

rtl
verification
Vector Implementation

To Research about the Load Store RVV Instructions using the RVV Spec v1.0 and Other Sources. Post all the understandings and discussion here to keep track of things happening.

Vector Implementation
research

To implement the RVV Unit Stride Sub-Type Implementation in NRV.

rtl
Vector Implementation