saahm

Hello, is there already a recommended way of initializing memory with content? As currently I follow the proposed by @sergei-romanenko with small adaptions to how i generate my hexdumps.

Maybe I can add my two cents: the two latter points mentioned bring some general property up: Usually Verilog does not know anything else than its basic datatypes: reg and...