CycloneVSoC-examples
CycloneVSoC-examples copied to clipboard
Examples using the Cyclone V SoC chip
Hi, robertofem I have tried to run supplied examples in Linux environment for HAN pilot platform from Terasic that uses Arria 10 SoC FPGA. However, I met several problems.. First,...
Hello, I have two questions on your [DMA FPGA hardware design](https://github.com/robertofem/CycloneVSoC-examples/tree/master/FPGA-hardware/DE1-SoC/FPGA_DMA). 1. Why did you chose 100MHz for the PLL output? It that the maximum for any of the used...
https://github.com/robertofem/CycloneVSoC-examples/blob/fdee1720fea38249eb1173337f5d7d303a0c0ab8/Baremetal-applications/DMA_transfer_FPGA_DMAC/dma_demo.c#L184
To correct the swapped calling parameters as described in the Issues.
Hello, I see in readme that example Altera-SoCFPGA-HardwareLib-DMA-CV-GNU is mentioned (though could not find it in my 14.1 EDS). So, what is the difference between the above example and this...
Hello, In CycloneVSoC-examples/FPGA-hardware/DE1-SoC/FPGA_DMA/ghrd_top.v, line 335: .axi_signals_aruser (pio_controlled_axi_signals[ARPROT_BASE+: ARPROT_SIZE]), .axi_signals_arprot (pio_controlled_axi_signals[ARUSER_BASE+: ARUSER_SIZE]) The name of inputs and the parameter macros seems to be reversed. This might not be a problem now,...
Hi Roberto, I'm a FPGA novice and currently doing a research project on DE1 SoC. I've already created a custom FFT core using the FPGA fabric and I want to...