Roberto Gioiosa comments

Repositories
Issues
Comments

Results 3 comments of


                                            Roberto Gioiosa

Do not generate DDR bank by default if there is no DDR but HBM

Hello everyone! I'm having the same issue on a Versal board, is there any update on this? Thanks for your great work!

Do not generate DDR bank by default if there is no DDR but HBM

Thanks for the quick answer! I'll be happy to test on my system once this is ready to go.

Taking .bc files in Compilation Flow

@yu810226 I'm trying to do something similar too and I was wondering if you could provide an example of how to pass LLVM 7.0 downwards the flow? maybe a simple...