Jan Remes
Jan Remes
The following code contains "Procesural Continuous Assignment" statement (`assign` in an `always` block) which is not synthesizable (at least not by all tools). ```systemverilog module test ( input logic clk,...