Carlos Alberto Ruiz Naranjo

icon indicating a website link www.linkedin.com/in/carlos-alberto-ruiz-fpga icon indicating an email [email protected]

icon company Altera

Results 353 comments of Carlos Alberto Ruiz Naranjo

VHDL-LS linter process "vhdl_ls" remains active when closing VSCodium

Fixed on v5.0.0

comment of 1st process after "begin" not recognized for documentation

Fixed on v5.0.0

Schematic viewer build failed when the Verilog file use `include files`

@beanspower can you provide a complete example with code?

Stop button

fixed on v5.0.0

Error while running example project. run_edalize.py , line 28, in <module> gui = sys.argv[4]

fixed

vhdl-ls crashes on standard.vhd

fixed

Two-dimensional array port export to diagram is abnormal

fixed on v5.0.0

Can't find definitions for localparam, but it can for parameter

could you provide a code example?

Disable "Select a project (https://terostechnology.github.io/terosHDLdoc/project_manager/start.html#selecting-project-and-toplevel).' Message

fixed on v5.0.0

'show netlist' cannot find the top module

fixed