Dhruv R Pandya issues

Repositories
Issues
Comments

Results 1 issues of


                                            Dhruv R Pandya

if ((data[1+6] == 0x83) & (data[2+6] == 0x01)): exception in read holding reg

I am facing the issue in Holding Register from PLC. I am sending 5 register value from PLC with increment in every 7 second. I am pressing the Read Holsing...