cva6
cva6 copied to clipboard
Generate separate per-target logs when simulating.
- verif/sim/Makefile (veri-testharness): Don't add target name to waveform
file name.
(vcs-uvm): Ditto. - verif/sim/cva6.py (run_assembly): Add target name to log file name.
(run_elf): Ditto.
(run_c): Ditto.
(iss_sim): Ditto.
(iss_cmp): Ditto.
:x: failed run, report available here.
:x: failed run, report available here.
:x: failed run, report available here.
:heavy_check_mark: successful run, report available here.