fpga-virtual-graf

fpga-virtual-graf copied to clipboard

slow clock for state machines

1

probably should use fast clock for state transitions, and only use the slow clock for generating scl http://electronics.stackexchange.com/questions/169909/finite-state-machine-in-verilog

mattvenn