slow clock for state machines

[mattvenn]

probably should use fast clock for state transitions, and only use the slow clock for generating scl

http://electronics.stackexchange.com/questions/169909/finite-state-machine-in-verilog

[mattvenn]

also, good doc: https://inst.eecs.berkeley.edu/~cs150/sp12/resources/FSM.pdf