Liang Ma

Results 1 comments of Liang Ma

The previous issue was solved by following this guide [https://github.com/Xilinx/Vitis-Tutorials/blob/2020.1/Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/package_ip.md](url) So I close that issue. For this issue, I am following the guide of 2020.1 as well : [https://github.com/Xilinx/Vitis-Tutorials/blob/2020.1/Hardware_Accelerators/Feature_Tutorials/01-rtl_kernel_workflow/vivado_ip.md](url)