gowin_flipflop_drainer

gowin_flipflop_drainer copied to clipboard

Hi. I am currently struggling with a problem where a relatively large design (80% CLS utilization) on the GW1NR-LV9 does not work with chips from newer manufacturing lots. It works...

ciniml

Hi, Thanks for your work. It seems to be a potential issue for those "China FPGAs", yeah, they have their own standard quality different outside of China. I work on...

mopplayer

simple sdc file added to see some timing violation

2

Gowin ide seem unable to calculate properly all timings because there is no timing paths to get frequency of hdmi_clk_5x . [Gowin documentation](http://cdn.gowinsemi.com.cn/SUG940E.pdf) section 5.1.3 (see notes) recommend to add...

infphyny