Ingo Ruhm

Dresden, Germany I'm an ASIC design engineer doing RTL implementation & simulation, synthesis, static timing analysis and netlist verification