Brad Svercl
Results
3
comments of
Brad Svercl
Doesn't Verilog also use the `.v` extension?
I think this could be achieved by using globs for the input paths
This might just be an issue with picking the right surface format. The current format is whatever happens to be reported first, which may not be sRGB.