henrydang80

Hello, I'm trying to import verilog code into migen design as below: First I created shifter.v: ```verilog module shifter( input sck_i, input sdi_i, output sdo_o, input csn_i, ); reg [7:0]...