hardiselg

Hello, I'm trying to use Verilators ["forceable"](https://verilator.org/guide/latest/extensions.html#cmdoption-verilator-forceable) feature, where you could assign signal values through C++ code. I know how to create the Vforce signals (just add /*verilator forceable*/ metacomment...