More than two clocks at top level of dut issues warning

[chick]

In TreadleTester.scala:88 Maybe this should be >= 2 instead of >2

[ekiwi]

I think the problem is the implementation of findTopLevelClocks. The function should ideally only consider input ports. Currently it considers a lot of derived clock signals to be independent clocks.